Altera Home Page
文档资料 许可
在线购买 下载

  主页   |   产品   |   支持   |   最终市场   |   技术中心   |   教育与活动   |   公司介绍   |   在线购买  
  mySupport   |   器件   |   软件   |   IP   |   设计范例   |   参考设计  

 产品
   Quartus II
      SOPC Builder
      MAX+PLUS II
      ModelSim-Altera
  
 资源中心
      简介
      安装&许可
      脚本
       电路板设计& I/O
      网表阅读器 & 综合
      编译增强特性
      优化
      功耗管理
   TimeQuest时序分析器
      标准时序分析器
      仿真 & 确认
      片内调试
      HardCopy设计
  
 软件资源
      操作系统支持
      驱动安装
  
 下载与许可
      下载
   许可
  
 Quartus II EDA 支持
      Quartus II 接口
   综合工具
          Design Compiler
          DC FPGA
          FPGA Compiler II
          LeonardoSpectrum
          Precision RTL Synthesis
          Synplify
   仿真工具
   验证工具
   时序分析工具
   再综合工具
   电路板级工具
  
 老版软件EDA支持
      供应商类
      工具类
      功能类
  

Setting Up a Project with the Precision RTL Synthesis Software

Setting up a project in the Mentor Graphics Precision RTL Synthesis software includes starting the software, setting up a working directory, adding the design source files, assigning a device, and compiling the design. To set up a project in the Precision RTL Synthesis software:

  1. If you have not already done so, creating a design for use with the Precision RTL Synthesis software.

  2. Start the Precision RTL Synthesis software.

  3. To set up a working directory:

    1. Click the Set Working Directory button in the Design window. The Select the Directory dialog box appears.

    2. Type or browse to select the path to your project directory.

    3. Click OK.

  4. To add design files into the project:

    1. Click the Add Input Files button in the Design window. The Open dialog box appears.

    2. In the Files of type list, select the type of design file you want to add to the project.

    3. In the File name box, type the name of the design file.

    4. Click OK. The design files appear under the Input Files directory in the Project Files window. The Precision RTL Synthesis software automatically detects the top-level design entity or module, and uses the name of the last file in the list as the name for the generated files (<file name>_impl_1), log files, reports, and netlist files.

  5. To specify the device family for the project:

    1. Click the Setup Design button in the Design window. The Project Settings dialog box appears.

    2. Under Technology, expand the Altera folder. Select the appropriate Altera device family.

    3. In the Device list, select the appropriate device.

    4. In the Speed Grade list, select the speed grade.

    5. You can also specify Design Frequency, Default Input Delay, and Default Output Delay in the Project Settings dialog box.

    6. Click OK.

  6. Click the Compile button in the Design window to create a technology-independent implementation. The Precision RTL Synthesis software compiles the design, and the complete design hierarchy appears in the Design Hierarchy window.

  7. To continue with the Precision RTL Synthesis design flow, assign design constraints with the Precision RTL Synthesis software.

 

 

  请填写反馈意见
  注册索取最新邮件通知