Assigning Design Constraints with the Synplify Software
Assigning design constraints in the Synplicity Synplify software includes specifying pin assignments, timing constraints, and other resource assignments. When you use the Synplify software, you can assign a limited subset of Quartus II resource assignments by specifying attributes in the Synplify Design Constraints File (.sdc) or in the Verilog Design File (.v) or VHDL Design File (.vhd). The Synplify software automatically incorporates these attributes into a <design>.tcl file targeted to any Altera device supported by the Quartus II software. If you add timing constraints or resource assignments in a separate Synplify Design Constraints File, you must add the Synplify Design Constraints File to the project by adding it to the Source Files list in the Synplify window.
To specify design constraints in the Synplify software:
You can assign a single port to a specific pin to ensure that the signal is always associated with that pin, regardless of future changes to a project. You can specify pins in VHDL or Verilog HDL designs, or in a Synplify Design Constraints File. To make pin assignments using the Synplify software:
Open the SCOPE file.
Click the Attributes tab.
Select the pin for which you wish to make the assignment in the Object column.
Select altera_chip_pin_lc in the Attribute column.
Enter a pin name in the Value column.
Refer to the following table for the correct syntax on making pin assignments in Verilog and VHDL design files and Synplify Design Constraints Files:
File Type
Syntax
VHDL
attribute altera_chip_pin_lc : string;
attribute altera_chip_pin_lc of <port name> : signal is "@<pin number(s)>";
Example:
attribute altera_chip_pin_lc : string;
attribute altera_chip_pin_lc of result : signal is
"@17, @166, @191, @152, @15, @148, @147, @149";
Add appropriate timing constraints in a separate Synplify Design Constraints File or in the VHDL or Verilog HDL source file. If you add timing constraints or resource assignments in a separate SDC file, you must add the Synplify Design Constraints File to the Source Files list in the Synplify window by using the Scope option. Synplify incorporates attributes that are applicable to the Quartus II software into a <design name>.tcl file.
You can specify the fMAX timing requirement in the Synplify software and add the DEFINE_INPUT_DELAY and DEFINE_OUTPUT_DELAY variables in the Synplify Design Constraints File. The Synplify software then uses the values in the SDC File when it creates the <design name>.tcl file.
文档资料
> 
