文档资料 许可 在线购买 下载 全部页面 技术资料 产品型号

主页   |   产品   |   支持   |   最终市场   |   技术中心   |   教育与活动   |   公司介绍   |   在线购买

mySupport   |   器件   |   软件   |   IP   |   设计范例   |   参考设计

产品    Quartus II       SOPC Builder       MAX+PLUS II       ModelSim-Altera     资源中心       简介       安装&许可       脚本        电路板设计& I/O       网表阅读器 & 综合       编译增强特性       优化       功耗管理    TimeQuest时序分析器       标准时序分析器       仿真 & 确认       片内调试       HardCopy设计     软件资源       操作系统支持       驱动安装     下载与许可       下载    许可     Quartus II EDA 支持       Quartus II 接口    综合工具           Design Compiler           DC FPGA           FPGA Compiler II           LeonardoSpectrum           Precision RTL Synthesis           Synplify    仿真工具    验证工具    时序分析工具    再综合工具    电路板级工具     老版软件EDA支持       供应商类       工具类       功能类

主页 > 支持 > 软件 > 综合工具 > Synplify 打印此页 发送此页 About Using the Synplify Software with the Quartus II Software You can use the Synplicity Synplify design entry/synthesis tool to create, synthesize, and optimize a project and then generate an Verilog Quartus Mapping File (.vqm) for compilation in the Quartus II software. The following topics describe the typical flow with the Synplify software and the Quartus II software: Set up the Synplify working environment Create a design for use with the Synplify software Set up a project with the Synplify software Assign design constraints with the Synplify software Generate Verilog Quartus Mapping Files with the Synplify software Analyze design results with the Synplify software You can also run the Synplify software automatically from within the Quartus II software to synthesize a design using the NativeLink feature. You can use Altera-provided megafunctions in the Synplify software by using the MegaWizard Plug-In Manager to create custom megafunction variations that are based on Altera-provided megafunctions, including library of parameterized modules (LPM) functions and Altera megafunctions. Refer to the following topics for information on how to use specific megafunctions: Creating and Instantiating a VHDL Function for Use with the Synplify Software Creating and Instantiating a Verilog HDL Function for Use with the Synplify Software You can use the same procedures and principles to use similar megafunctions in other designs.   More information is available on other EDA design entry/synthesis tools on the Altera website.     给本页评分

请填写反馈意见   注册索取最新邮件通知

主页 | 产品 | 支持 | 最终市场 | 技术中心 | 教育与活动 | 公司介绍 | 在线购买  mySupport | 器件 | 软件 | IP | 设计范例 | 参考设计  联系我们 | 站点帮助 | 网站导航 | 个人信息 | 法律申明  Copyright © 1995-2008 Altera International Limited, 香港九龙观塘观塘道388号创纪之城1期1座9楼11-18室 Altera, Stratix, Arria, Cyclone, MAX, HardCopy, Nios, Quartus和MegaCore是Altera公司的商标。