Altera Home Page
文档资料 许可
在线购买 下载

  主页   |   产品   |   支持   |   最终市场   |   技术中心   |   教育与活动   |   公司介绍   |   在线购买  
  mySupport   |   器件   |   软件   |   IP   |   设计范例   |   参考设计  

 产品
   Quartus II
       基础设计流程
               Create Project
               Make Assignments
               Compile Designs
               Analyze Results
               Modify Settings
               Assign Pins
      SOPC Builder
      MAX+PLUS II
      ModelSim-Altera
  
 资源中心
      简介
      安装&许可
      脚本
       电路板设计& I/O
      网表阅读器 & 综合
      编译增强特性
      优化
      功耗管理
   TimeQuest时序分析器
      标准时序分析器
      仿真 & 确认
      片内调试
      HardCopy设计
  
 软件资源
      操作系统支持
      驱动安装
  
 下载与许可
      下载
   许可
  
 Quartus II EDA 支持
      Quartus II 接口
   综合工具
   仿真工具
   验证工具
   时序分析工具
   再综合工具
   电路板级工具
  
 老版软件EDA支持
      供应商类
      工具类
      功能类
  

Modify Settings to Improve Results

To improve timing or optimize area in the Quartus® II software, you can change assignment settings by using the Assignment Editor or by changing timing requirements in the Timing Wizard.

Timing Analysis

The timing settings are saved in a project-specific file called a Quartus II Settings File (.qsf). For an explanation of the equations used to analyze the timing of the design, see the Quartus II Timing Analysis (PDF) chapter of the Quartus II Handbook. If the path is not meeting timing requirements, it will be displayed in red. (Note: In the Quartus II software user interface, most text in red is a warning sign that something is incorrect.) You can right-click on the red text, select List Paths from the menu, and then expand to see the exact path in the Messages window. You can also right-click on a path in the Timing Analysis window and in the Locate submenu, choose Locate in Timing Closure Floorplan to see where the nodes were placed in the device.

Back to Design Flow    Continue to Assign Pins

  请填写反馈意见
  注册索取最新邮件通知