Altera提供FPGA, CPLD和ASIC解决方案
  • 下载
  • 文档资料
  • 产品
    • 器件
    • 设计软件
    • IP
    • 开发套件/电缆
    • 设计和支持服务
    • 资料
  • 最终市场
    • 汽车
    • 广播
    • 计算机和存储
    • 消费类
    • 工业
    • 医疗
    • 军事和航空航天
    • 测试和测量
    • 无线通信
    • 有线通信
  • 技术中心
    • DSP
    • 外部存储器
    • 嵌入式处理
    • 收发器
    • 并行I/O
    • 信号完整性
    • 系统集成
  • 教育与活动
    • 培训中心
    • 大学计划
    • 网络研讨会和视频
    • 演示
    • 活动日程
  • 支持
    • 设计和支持资源指南
    • 知识数据库
    • 器件
    • 软件
    • IP
    • 开发套件和电缆
    • 设计范例
    • 参考设计
    • 下载
    • 用户社区和论坛
    • mySupport
  • 公司介绍
    • 关于我们
    • 客户成功案例
    • 合作伙伴
    • 新闻中心
    • 投资者关系
    • 保护环境
    • 职位招聘
    • 联系我们
  • 在线购买
    • 器件
    • 设计软件
    • 开发和教育套件
    • 电缆和可编程硬件
    • IP
  • 全部页面
  • 产品型号
  • 知识数据库
  • 支持&技术资料
  • 论坛 & Wiki

Quartus II 仿真支持资源

主页 > 支持 > 软件 > 仿真 & 确认

Simulation is critical in verifying your design behavior. Simulation of designs written in HDL using a simulator and testbench is a proven technique to verify large designs. The Quartus® II design suite includes the Quartus II simulator and support for all the popular third-party simulators for functional and timing simulations.

Formal verification is a proven way to verify a design's implementation. Quartus II software supports popular third-party industry tools for formal verification.

For additional information on simulation, see the following:

  • Simulation Documentation Resources
  • Simulation Training and Demonstrations
  • Simulation Troubleshooters
  • Simulation Design Examples
    • Mentor Graphics® ModelSim®
    • Synopsys VCS
    • Cadence NC-Sim

For additional information on formal verification, see the following:

  • Formal Verification Resources
  • Formal Verification Design Examples

For a brief overview of the verification and simulation features of the Quartus II software, refer to the Verification and Simulation product feature page.

To search for known simulation and verification issues and technical support solutions, use Altera's Knowledge Database. You can also visit the Altera® Forum to connect and discuss technical issues with other Altera users.

For further technical support, use mySupport to create, view, and update service requests.

Simulation Resources

Table 1 provides links to available documentation for simulation.

Table 1. Simulation Support Documentation
Resource Description
Quartus II Simulator (PDF) This detailed chapter in the Quartus II Development Software Handbook explains Quartus II simulator features and simulation flows for functional and timing simulation.

Mentor Graphics ModelSim Support (PDF)

Synopsys VCS Support (PDF)

Cadence NC-Sim Support (PDF)

These comprehensive chapters from the Quartus II Development Software Handbook provide step-by-step instructions for performing functional register transfer level (RTL), functional post-synthesis, and post-fitting timing simulations with the Mentor Graphics ModelSim/ModelSim-Altera, Synopsys VCS, and Cadence NC-Sim simulation tools.
AN 340: Altera Software Licensing (PDF) This application note describes options for licensing Altera software and the three steps required to license it: obtain a license file, set it up, and specify the license location. This document also includes tips for troubleshooting licensing problems, answers to common questions about licensing, and detailed information about the format of Altera license files.
Simulating Altera IP in Third-Party Simulation Tools (PDF) Altera intellectual property (IP) provides a quick way to build your design without spending time on writing your own RTL for different components of the design. All Altera IP supports simulation in VHDL and Verilog. This chapter explains how to perform functional and gate-level simulation of Altera IP with third-party simulation tools.
AN 351: Simulating Nios II Embedded Processor Designs (PDF) This application note describes the process of setting up and running an RTL simulation in the ModelSim simulator using Nios® II design examples, SOPC Builder, and the Nios II integrated development environment (IDE).
Aldec Active-HDL Support This Aldec web page describes the Quartus II Active HDL simulation flow. It explains how to use the NativeLink feature in Quartus II software for simulating designs with the Aldec Active-HDL simulator.
ModelSim Command Reference (PDF) This command reference manual, developed by Mentor Graphics, describes all ModelSim commands.
ModelSim Tutorial (PDF) This tutorial, developed by Mentor Graphics, provides lessons on using the ModelSim simulator.

Table 2 provides links to available training and demonstrations for simulation.

Table 2. Simulation Demonstrations and Training Courses
Resource Description
ModelSim Online Demonstration

The ModelSim online video demonstration provides a quick overview of using the ModelSim-Altera simulator with the Quartus II software.

This is a 3-minute demonstration.

Overview of Mentor Graphic's ModelSim Software
(Online Course)

The training provides an overview of Mentor Graphic's ModelSim Software.

This is a 1-hour online course.

Using the Quartus II Software: Simulation
(Online Course)

Chinese Version: Using the Quartus II Software: Simulation
(Online Course)

This online course teaches you how to use the Quartus II simulator to perform functional and timing simulation.


This is a 30-minute online course.

The Quartus II Software Design Series: Verification (Instructor-Led)

This class teaches you how to perform design verification with ModelSim-Altera simulator, PowerPlay power analyzer and debugging tools such as the SignalTap® II embedded logic analyzer, the Logic Analyzer Interface, and the correct tools to effectively debug your design.

This is an 8-hour instructor-led course.

Formal Verification Resources

Table 3 provides links to available documentation for formal verification.

Table 3. Formal Verification Resources
Resource Description
Cadence Encounter Conformal Support (PDF)

Synopsys Formality Support (PDF)
These comprehensive chapters in the Quartus II Development Software Handbook provide step-by-step instructions for performing formal verification with third-party tools from Cadence and Synopsys.
给本页评分


  • 产品
    • Quartus II
      • 基础设计流程
        • Create Project
        • Make Assignments
        • Compile Designs
        • Analyze Results
        • Modify Settings
        • Assign Pins
    • SOPC Builder
    • MAX+PLUS II
    • ModelSim-Altera
  • 资源中心
    • 简介
    • 安装&许可
    • 脚本
    • 电路板设计& I/O
    • 网表阅读器 & 综合
    • 编译增强特性
    • 优化
    • 功耗管理
    • TimeQuest时序分析器
      • 时钟分析
      • 排除
      • 收集
      • GUI特性
    • 标准时序分析器
    • 仿真 & 确认
    • 片内调试
    • HardCopy设计
  • 软件资源
    • 操作系统支持
    • 驱动安装
  • 下载与许可
    • 下载
    • 许可
      • 许可FAQ
  • Quartus II EDA 支持
    • Quartus II 接口
    • 综合工具
      • Design Compiler
      • DC FPGA
      • FPGA Compiler II
      • LeonardoSpectrum
      • Precision RTL Synthesis
      • Synplify
    • 仿真工具
      • Aldec Active-HDL
      • ModelSim
      • NCSim
      • VCS MX
      • VSS
    • 验证工具
      • Incisive Conformal
    • 时序分析工具
      • PrimeTime
    • 再综合工具
      • PALACE
      • Precision Synthesis
      • Synplify Premier
    • 电路板级工具
      • TAU
      • FPGA Xchange Format
      • DxParts PartMiner edaXML
      • HSPICE Simulation
      • IBIS
  • 老版软件EDA支持
    • 供应商类
    • 工具类
    • 功能类
    请填写反馈意见
    产品 | 最终市场 | 技术中心 | 教育与活动 | 支持 | 公司介绍 | 在线购买
    联系我们 | 站点帮助 | 网站导航 | 个人信息 | 法律申明
    Copyright © 1995-2010 Altera International Limited. 版权所有
    Altera Forum
    Altera
    论坛
    RSS
    RSS
    Flickr
    Flickr
    Email Updates
    电邮新闻