Altera Home Page
文档资料 许可
在线购买 下载

  主页   |   产品   |   支持   |   最终市场   |   技术中心   |   教育与活动   |   公司介绍   |   在线购买  
  DSP   |   外部存储器   |   嵌入式处理   |   高速串行I/O   |   并行I/O   |   信号完整性   |   系统集成  

 协议解决方案
      PCI Express
      PCIe Hard IP
      RapidIO
      SerialLite II
      Basic Mode
  
 通信
      CEI-6G
      Interlaken
      10G以太网XAUI
      HiGig
      GPON
      SFI-5
      千兆以太网
      SGMII
      SPI-4.2
      SDH/SONET
      CPRI
      OBSAI
  
 计算
      Fibre Channel
      HyperTransport
  
 广播
      视频串行数字接口(SDI)
  

GPON

A passive optical network (PON) is a network architecture that brings fiber to the home using a point-to-multipoint scheme that enables a single optical fiber to serve multiple premises. Encryption is used to maintain data security in this shared environment. The architecture uses passive (unpowered) optical splitters, reducing the cost of equipment compared to point-to-point architectures.

The GPON (Gigabit passive optical network) standard differs from other PON standards in that it achieves higher bandwidth and higher efficiency using larger, variable-length packets. GPON offers efficient packaging of user traffic, with frame segmentation allowing higher quality of service (QoS) for delay-sensitive voice and video communications traffic.

Altera and our partners offer a number of devices and intellectual property (IP) cores (see Table 1) that together form the Altera® GPON solution. Altera devices with embedded high-speed serial transceivers include Stratix® IV GX FPGAs, HardCopy® IV GX ASICs, Stratix II GX FPGAs, and ArriaTM GX FPGAs.

Table 1. Altera and Partner Offerings for GPON Applications
GPON Application Solution Elements
Optical Line Termination (OLT) MAC GPON OLT MAC from Ethernity Networks
Optical Network Termination (ONT) MAC ONT MAC
Ethernet MAC 10/100/1000 MAC and 10-Gbit MAC cores from MoreThanIP
Traffic Aggregation and Management From Altera:
  • 10-Gbps traffic management reference design
  • 10-Gbps RLDRAM II packet memory controller reference design
  • Two-level scheduler reference design
  • Hardware validation platform

From Sarance Technologies:

  • 5-Gbps NPU
  • 10-Gbps classification and 10-Gbps search IP cores
  • Five-level hierarchical scheduler
  • 10G DDR2 packet memory controller
20-Gbps Packet Processing Packet processing modules and framework from Altera, including:
  • Stratix series FPGAs
  • HardCopy series ASICs
  • Cyclone® series FPGAs
  • Nios® II embedded processors

From Ethernity Networks:

Related Links

Solutions

Devices

  请填写反馈意见