Altera提供FPGA, CPLD和ASIC解决方案
  • 下载
  • 文档资料
  • 产品
    • 器件
    • 设计软件
    • IP
    • 开发套件/电缆
    • 设计和支持服务
    • 资料
  • 最终市场
    • 汽车
    • 广播
    • 计算机和存储
    • 消费类
    • 工业
    • 医疗
    • 军事和航空航天
    • 测试和测量
    • 无线通信
    • 有线通信
  • 技术中心
    • DSP
    • 外部存储器
    • 嵌入式处理
    • 收发器
    • 并行I/O
    • 信号完整性
    • 系统集成
  • 教育与活动
    • 培训中心
    • 大学计划
    • 网络研讨会和视频
    • 演示
    • 活动日程
  • 支持
    • 设计和支持资源指南
    • 知识数据库
    • 器件
    • 软件
    • IP
    • 开发套件和电缆
    • 设计范例
    • 参考设计
    • 下载
    • 用户社区和论坛
    • mySupport
  • 公司介绍
    • 关于我们
    • 客户成功案例
    • 合作伙伴
    • 新闻中心
    • 投资者关系
    • 保护环境
    • 职位招聘
    • 联系我们
  • 在线购买
    • 器件
    • 设计软件
    • 开发和教育套件
    • 电缆和可编程硬件
    • IP
  • 全部页面
  • 产品型号
  • 知识数据库
  • 支持&技术资料
  • 论坛 & Wiki

Basic Mode

Home > Technology > Transceivers > Basic Mode

Many applications require proprietary functionality not offered by mainstream protocols. For these applications, Altera® transceivers offer 'basic' mode. Basic mode allows access to the building blocks within the transceiver. These can be individually configured or bypassed to meet your proprietary transceiver requirements.

Table 1 lists the basic modes available in Altera's transceiver devices and provides a list of the transceiver physical coding sublayer (PCS) blocks available in this mode.

Table 1. Basic Modes and PCS Blocks
Transceiver Feature Arria® II GX FPGAs Stratix® GX FPGAs
(Basic Mode)
Stratix IV GT FPGAs Stratix IV GX,
Stratix II GX
FPGAs, and
HardCopy® IV GX ASICs
Cyclone® IV GX FPGAs 
Basic Single Width Basic
Double
Width
Data Rates (Gbps) 0.155 to 3.75 0.500 to 3.1875 2.5 to 11.3 0.600 to 6.5 Stratix IV GX:
2.000 to 8.500

HardCopy IV GX: 2.000 to 7.000

Stratix II GX:
2.000 to 6.375
0.600-3.125
Basic Mode Channel Bonding Yes No Yes Yes Yes
(except Stratix II GX)
Yes
Possible Reference Clock (MHz) 50.0 to 622.08 25 to 650 50.0 to 622.08 50.0 to 622.08 50.0 to 622.08 5.0 to 472.5
FPGA Bus Width (Bits) 8,10,16,20 8,10, 16, or 20 16, 20, 32, 40 8, 10, 16, 20 16, 20, 32, 40 8, 10, 16, 20
8B/10B Encode/Decode Check Check Check Check Check Check 
Dedicated Synchronization State Machine Check - Check - Check Check 
Word Align Check Check Check Check Check Check 
Rate Match Check - Check Check Check  Check 
Byte Serialize/ Deserialize Check Check Check Check Check Check 
Phase Comp FIFO Check Check Check Check Check Check 
Dynamic Reconfiguration Check Check (1) Check Check Check Check 
Byte Ordering Check - Check - Check Check 
Single Bit Slip Check Check Check Check Check Check 

Note:

  1. Limited to pre-emphasis, equalization, and VOD.

Tools

Basic mode is available as a transceiver configuration option within Quartus® II development software. Once you select basic mode, Quartus II software guides you through configuration options for each of the available blocks. Collateral is also available to support the basic transceiver modes, including a generic characterization report, user guides, transceiver simulation models, and design kits for industry-standard PCB and layout simulation tools.

Related links

  • Stratix IV FPGA Family Overview
  • HardCopy IV ASICs Family Overview
  • Cyclone IV FPGA Family Overview 
  • Transceiver Overview: Stratix IV and HardCopy IV Devices
  • Transceiver Overview: Arria II GX Devices 
  • Arria II GX FPGA Family Overview
  • Stratix IV GX and HardCopy IV GX Physical Medium Attachment Layer
  • Stratix IV GX and HardCopy IV GX Physical Coding Sublayer
  • Stratix II GX FPGA Overview
  • Transceiver Overview: Stratix II GX Devices
  • Stratix II GX Physical Medium Attachment Layer
  • Stratix II GX Physical Coding Sublayer
  • Stratix GX Overview
  • Stratix GX Multi-Gigabit Transceiver Block Technical Details
  • SerialLite II
Rate This Page


  • 协议解决方案
    • 所有协议
    • PCI Express (PCIe)
    • PCI Express (PCIe) Hard IP
    • RapidIO
    • SerialLite II
    • Basic Mode
  • 通信
    • 40G/100G
    • CEI-6G
    • Interlaken
    • 10G以太网XAUI
    • HiGig
    • GPON
    • SFI-5
    • 千兆以太网
    • SGMII
    • SPI-4.2
    • SDH/SONET
    • CPRI
    • OBSAI
  • 计算
    • Fibre Channel
    • HyperTransport
  • 广播
    • 视频串行数字接口(SDI)
    Please give us feedback
    产品 | 最终市场 | 技术中心 | 教育与活动 | 支持 | 公司介绍 | 在线购买
    联系我们 | 站点帮助 | 网站导航 | 个人信息 | 法律申明
    Copyright © 1995-2010 Altera International Limited. 版权所有
    Altera Forum
    Altera
    论坛
    RSS
    RSS
    Flickr
    Flickr
    Email Updates
    电邮新闻