Altera Home Page
文档资料 许可
在线购买 下载

  主页   |   产品   |   支持   |   最终市场   |   技术中心   |   教育与活动   |   公司介绍   |   在线购买  
  DSP   |   外部存储器   |   嵌入式处理   |   高速串行I/O   |   并行I/O   |   信号完整性   |   系统集成  

 协议解决方案
      PCI Express
      PCIe Hard IP
      RapidIO
      SerialLite II
      Basic Mode
  
 通信
      CEI-6G
      Interlaken
      10G以太网XAUI
      HiGig
      GPON
      SFI-5
      千兆以太网
      SGMII
      SPI-4.2
      SDH/SONET
      CPRI
      OBSAI
  
 计算
      Fibre Channel
      HyperTransport
  
 广播
      视频串行数字接口(SDI)
  

Basic Mode

Stratix® IV GX FPGAs, HardCopy® IV GX ASICs, Stratix II GX FPGAs, and Stratix GX FPGAs provide a complete solution for many industry-standard protocols and interfaces. However, several applications use and require proprietary functionality based on legacy system design or require functionality not offered by mainstream protocols.

For these applications the transceivers offer a basic mode, whereby the standard building blocks within the transceiver can be individually configured to meet your requirements. Alternatively, the blocks can be bypassed if the functionality is not required. Table 1 lists the basic modes available in Stratix IV GX, HardCopy IV GX, Stratix II GX, and Stratix GX devices together with a list of the transceiver physical coding sublayer (PCS) blocks available in this mode.

Table 1. Stratix IV GX, HardCopy IV GX, Stratix II GX, and Stratix GX Modes
Transceiver Feature Stratix GX FPGAs Stratix IV GX, HardCopy IV GX, Stratix II GX Devices
Basic Mode Basic Single Width Basic Double Width
Data Rates (Gbps) 0.500 - 3.1875 0.600 - 3.125 2.000 - 8.500
(2.000 - 7.000, HardCopy IV GX)
(2.000 - 6.375, Stratix II GX)
Basic Mode Channel Bonding No Yes Yes
(No, Stratix II GX)
Possible Reference Clock (MHz) 25 - 650 50.0 - 622.08 50.0 - 622.08
FPGA Bus Width (bits) 8,10, 16, or 20 8, 10, 16, 20 16, 20, 32, 40
8B/10B Encode/Decode Check Check Check
Dedicated Synchronization State Machine - - Check
Word Align Check Check Check
Rate Match - Check Check
Byte Serialize/ Deserialize Check Check Check
Phase Comp FIFO Check Check Check
Dynamic Reconfiguration Check (1) Check Check
Byte Ordering - - Check
Single Bit Slip Check Check Check

Note:

  1. Limited to pre-emphasis, equalization, and VOD.

Tools

Basic mode is available as a transceiver configuration option within Quartus® II development software. Once selected, you are guided through configuration options for each of the available blocks. Collateral is also available to support the basic transceiver modes, including a generic characterization report, user guides, transceiver simulation models, and design kits for industry-standard PCB and layout simulation tools.

Related Links

  请填写反馈意见
  注册索取最新邮件通知