Altera Home Page
文档资料 许可
在线购买 下载

  主页   |   产品   |   支持   |   最终市场   |   技术中心   |   教育与活动   |   公司介绍   |   在线购买  
  DSP   |   外部存储器   |   嵌入式处理   |   高速串行I/O   |   并行I/O   |   信号完整性   |   系统集成  

 Cost Reduction Examples
      PCI Interface Functions
      Broadcast Applications
      Serial EEPROM
      Parallel Flash Loading
  
 Performance Examples
      Imaging Applications
      Video Processing
      Medical/Industrial DSP
  
 Greater Flexibility Examples
      Consumer Applications
      Custom Processors
      Display Controllers
      Layer 2 Ethernet Switches
  

Reduce Manufacturing Costs by Integrating Flash Device Programming

Get More With Integration - Solution

Primary Benefit
  • Reduce manufacturing costs
Additional
Benefits
  • Adds flexibility to and simplifies manufacturing process and in-field upgrades without system interruptions
  • Easy-to-use and cost-effective
Standard ICs Integrated
  • Flash programming microprocessor 
  • FPGA configuration device

Standard flash memory devices are used in many applications to store configuration, program, or memory data. Before these flash devices can be used in a system, they must be programmed. Using traditional methods, programming can absorb large amounts of time in the manufacturing process and provide little flexibility for last-minute changes or programming updates while the product is in the field. 

Altera’s parallel flash loader solution addresses these issues, simplifying manufacturing processes, lowering costs, allowing for in-field updates, and providing other benefits.  The solution uses a MAX® II CPLD to bridge the JTAG interface and the flash device’s parallel address/data interface. Instead of shifting data through all of the pins on the MAX II device, using Altera's parallel flash loader quickly retrieves data from the JTAG scan chain and generates data that is formatted for the receiving target flash device.

This solution significantly reduces flash device programming time. Using the example of programming a single vector into a 48-pin common flash interface (CFI) flash device, Table 1 shows the possible amount of time saved by using Altera's parallel flash loader solution. The example compares using the parallel flash loader solution to using the traditional method of programming via the JTAG boundary scan chain with a JTAG-compatible programmable logic device or application-specific integrated circuit (ASIC) that has about 200 pins.

Table 1. Comparison of Programming Time by Method

Programming Method

Clock Cycles Required

JTAG Boundary Scan Chain

1,200

Altera Parallel Flash Loader

48

For more information, read the Reduce Manufacturing Costs by Integrating Flash Device Programming White Paper (PDF).

Get more information about this solution.

 
MAX II Device Family Home Page

AN 386: Using the MAX II Parallel Flash Loader With Quartus II Software

Download Quartus II Web Edition Software


Enter the Get More with Integration Contest

  请填写反馈意见