Altera提供FPGA, CPLD和ASIC解决方案
  • 下载
  • 文档资料
  • 产品
    • 器件
    • 设计软件
    • IP
    • 开发套件/电缆
    • 设计和支持服务
    • 资料
  • 最终市场
    • 汽车
    • 广播
    • 计算机和存储
    • 消费类
    • 工业
    • 医疗
    • 军事和航空航天
    • 测试和测量
    • 无线通信
    • 有线通信
  • 技术中心
    • DSP
    • 外部存储器
    • 嵌入式处理
    • 收发器
    • 并行I/O
    • 信号完整性
    • 系统集成
  • 教育与活动
    • 培训中心
    • 大学计划
    • 网络研讨会和视频
    • 演示
    • 活动日程
  • 支持
    • 设计和支持资源指南
    • 知识数据库
    • 器件
    • 软件
    • IP
    • 开发套件和电缆
    • 设计范例
    • 参考设计
    • 下载
    • 用户社区和论坛
    • mySupport
  • 公司介绍
    • 关于我们
    • 客户成功案例
    • 合作伙伴
    • 新闻中心
    • 投资者关系
    • 保护环境
    • 职位招聘
    • 联系我们
  • 在线购买
    • 器件
    • 设计软件
    • 开发和教育套件
    • 电缆和可编程硬件
    • IP
  • 全部页面
  • 产品型号
  • 知识数据库
  • 支持&技术资料
  • 论坛 & Wiki

Stratix IV FPGA Signal and Power Integrity

主页 > 技术中心 > 信号完整性 > Stratix IV FPGA Signal and Power Integrity

Stratix® IV 40-nm FPGAs simplify the challenges of designing for signal integrity by providing transceivers with best-in-class jitter characteristics. Advanced features in those transceivers simplify PCB design and compensate for inevitable board losses through adaptive equalization, multi-tap pre-emphasis, programmable VOD, and on-chip termination (see Table 1). Additional features are also included that enhance the Stratix IV FPGA die and package, resulting in excellent signal and power integrity and maximum user flexibility (see Table 2).

The Stratix II GX and the Stratix IV GX family of FPGAs are the only devices in the industry with the ability to automatically and continuously monitor and set the receive equalizer to the best eye opening (see Figure 1) for a particular high-speed interconnect and provide Plug & Play Signal Integrity, as seen on Stratix II GX FPGAs in this video.

Figure 1. 40-nm Eye Diagram at 8.5 Gbps per Second

Figure 1. Stratix IV FPGA Eye Diagram

Altera’s adaptive dispersion compensation engine (ADCE) technology, along with hot-socketing capability, allows you to load just one FPGA image for all card slots in your system, reducing inventory, characterization, and factory test costs. ADCE in production can continuously monitor and compensate for manufacturing variations as well as process voltage and temperature effects.

Table 1. Signal Integrity Features of Stratix IV GX Transceiver FPGAs
Feature Specification Benefits
Receiver Equalization 16-dB
4-stage filter
  • Delivers best-in-class signal integrity, enabling operation to 8.5 Gbps across lossy backplanes
  • Can either be set manually or by using the ADCE adaptive equalizer, which monitors and continuously updates equalizer settings for the best eye opening
Programmable VOD 400 mV to
1,400 mV
Enables you to select a level for system design or to meet a protocol standard
Pre-Emphasis 900% 3-taps Dynamically programmable 3-tap transmitter pre-emphasis with up to 8,192 pre-emphasis levels to compensate for pre-cursor and post-cursor inter-symbol interference (ISI)
On-Chip Termination 0, 100, 150 differential
  • Simplifies board layout
  • Removes need for additional PCB trace stubs

Pre-emphasis, equalization, and VOD are all dynamically programmable in Stratix IV GX FPGAs. This allows you to change levels while the transceiver is operating, making it simpler to tune the interface for interoperability testing or to change a setting, depending on a board's location in a system. See Table 2.

Table 2. I/O and Packaging Features for Optimal Signal Integrity
Features Benefits
8:1:1 User I/O, Ground, and Power Ratio Provides low impedance return path for every I/O to reduce loop inductance and noise.
Optimized Die- and Package-Level Signal Return Path Optimizes return path with low impedance to reduce loop inductance and noise.
Adjustable Slew Rate Control Controls signal edge rate to reduce noise.
Staggered Output Delay Control Spaces out simultaneous switching outputs (SSO) switching time to reduce simultaneous switching noise (SSN).
Dynamic On-Chip Termination Dynamically controls on-chip termination for proper line termination and impedance matching, which helps prevent reflections on the transmission line. Eliminates the need for external termination resistors to lower system cost and simplify PCB design.
On-Package and On-Die Decoupling Provides high-frequency decoupling and suppresses power noise. Reduces the number of external PCB decoupling capacitors to lower system cost and simplify PCB design.

Table 3 highlights the features and benefits of the high-speed differential signals of Stratix IV FPGAs.

Table 3. High-Speed Differential Signaling
Features Benefit
LVDS Buffer Enhancement Includes programmable pre-emphasis and programmable VOD features to compensate for signal attenuation.
Dynamic Phase Alignment (DPA) Compensates for skew in board layout, allowing source-synchronous I/O to operate at higher data rates, which increases the likelihood of successful PCB layout.
Soft-CDR Soft-CDR circuitry at the receiver allows implementation of asynchronous serial interfaces with embedded clock at data rates up to 1.6 Gbps (for example SGMII, Gigabit Ethernet)

Related Links

  • Signal Integrity Center
  • Simulation Models: HSPICE, IBIS
  • Power Distribution Network (PDN) graphical design tool
给本页评分


  • 信号完整性特点
    • 即插即用信号完整性
  • 工具和模型
    • 电源分配网络
  • 器件信号完整性
    • Stratix IV
    • Stratix III
    • Stratix II GX
      • 特性
      • 特性结果
    • Stratix II
    • Stratix GX
    • Arria II GX
    • Arria GX
    • Cyclone IV
    • Cyclone III
    • Cyclone II
  • SI教学
    • 信号完整性基础
    • 高速术语表
    • Bogatin博士
    • 电路板设计指南
  • 信号完整性合作伙伴
    • 设计服务
    请填写反馈意见
    产品 | 最终市场 | 技术中心 | 教育与活动 | 支持 | 公司介绍 | 在线购买
    联系我们 | 站点帮助 | 网站导航 | 个人信息 | 法律申明
    Copyright © 1995-2010 Altera International Limited. 版权所有
    Altera Forum
    Altera
    论坛
    RSS
    RSS
    Flickr
    Flickr
    Email Updates
    电邮新闻