器件       Arria GX       Stratix III       Stratix II    Stratix II GX       Cyclone III       Cyclone II       Stratix GX     基本原理       信号完整性基础       高速术语表     技术       即插即用信号完整性     信号完整性合作伙伴       设计服务     SI专家学习指导       介绍Bogatin博士       每月专栏

主页 > 技术中心 > 信号完整性 > Stratix II 打印此页 发送此页 Stratix II Signal Integrity Center This page contains links to Stratix® II device design resources that will help you develop, layout, and verify your high-speed designs. Stratix II FPGAs Demonstrate 2X Signal Integrity Performance Over Virtex-4 Handbook Chapters Selectable I/O Standards in Stratix II Devices Package Information for Stratix II Devices High-Speed Board Layout Guidelines  Application Notes Guidelines for Designing High-Speed FPGA PCBs White Papers Basic Principles of Signal Integrity Signal Integrity Comparisons Between Stratix II and Virtex-4 FPGAs Characterization Reports (NDA required; contact your local Altera sales team) Stratix II LVDS I/O Report Stratix II SSN Report Correlated Stratix II I/O SPICE and IBIS models are available today IBIS Models SPICE Models (Contact your local Altera sales team) High-Speed Development Kit, Stratix II Edition—Includes PCB and layout guidelines Interfaces supported: SFI-4, XSBI, SPI-4.2, RapidIO™, HyperTransport™, PCI Mezzanine Cards (PMC), and DDR2 SDRAM Stratix II Memory Boards – Contact your local Altera sales team Interfaces supported: DDR2 SDRAM (533 Mbps), QDRII SRAM (500 Mbps), RLDRAM II (600 Mbps) & DDR SDRAM (400 Mbps) 给本页评分   相关链接 Memory Solutions Center Stratix II GX Home Page Stratix II Home Page     注册索取最新邮件通知

请填写反馈意见   注册索取最新邮件通知