器件
      Arria GX
      Stratix III
      Stratix II
   Stratix II GX
      Cyclone III
      Cyclone II
      Stratix GX
  
 基本原理
      信号完整性基础
      高速术语表
  
 技术
      即插即用信号完整性
  
 信号完整性合作伙伴
      设计服务
  
 SI专家学习指导
      介绍Bogatin博士
      每月专栏
  

Stratix GX Signal Integrity Center

This page contains links to Stratix® GX device design resources that will help you develop, layout, and verify your high-speed designs. 

What's New Documentation Models & Tools

Altera provides a number of models and design-in kits to help simplify signal integrity simulation and board layout, including:

  • IBIS Models
  • SPICE Models (1)
  • Transceiver VHDL_AMS Models (1)
  • Transceiver ELDO Model (1)
  • Silicon Design-In Kit for Cadence Allegro Platform (1)
  • Silicon Design-In Kit for Mentor Hyperlynx Platform (1)
  • Silicon Design-In Kit for Mentor ICX Platform (1)

Design-in kits are available for the Cadence Allegro platform and the Mentor Graphics® ICX and Hyperlynx tools. The kits contain validated models, topology files, layout constraints, example PCB files and footprints, tutorials, documentation, scripts, and other utilities. The kits simplify and speed system modeling and PCB design.

Note:

  1. Contact mySupport for more information

 Related Links  

  请填写反馈意见
  注册索取最新邮件通知